casys-kaist/LLMServingSim
LLMServingSim 2.0: A Unified Simulator for Heterogeneous and Disaggregated LLM Serving Infrastructure
What it solves
LLMServingSim addresses the difficulty of predicting how large language model (LLM) serving systems will perform on complex, heterogeneous hardware. It allows researchers and engineers to simulate how different hardware configurations, memory architectures, and parallelization strategies affect inference latency and throughput without needing to build the physical infrastructure first.
How it works
It functions as a cycle-level simulator that combines three main components: a Python-based frontend that mimics the continuous-batching scheduler found in vLLM, an analytical network backend (ASTRA-Sim) that models communication, and a layerwise profiler that captures latency data from real hardware. By integrating these, the simulator can model complex scenarios like MoE (Mixture of Experts) routing, speculative decoding, and various parallelism techniques (TP, PP, EP, DP) across diverse hardware setups.
Who it’s for
This tool is designed for systems researchers, hardware architects, and infrastructure engineers working on LLM inference optimization, data center resource planning, and the development of high-performance serving stacks.
Highlights
- Cycle-level simulation of LLM serving infrastructure.
- Supports heterogeneous hardware and disaggregated memory tiers (CPU, CXL, PIM).
- Validated against real-world vLLM benchmarks with high accuracy (e.g., within 1% for RTX 4090 profiles).
- Models advanced serving techniques including MoE routing, speculative decoding, and multi-instance parallelism (TP/PP/EP/DP).
Related
- Project
- Project
- Project
- Project
- Dispatch