ztachip/ztachip
Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
What it solves
It addresses the memory bandwidth bottleneck in edge AI inference. While most edge devices struggle to run large vision and language models (LLMs/VLMs) because the processor spends too much time waiting for data from memory, ztachip provides a data-aware architecture designed to maximize memory efficiency.
How it works
ztachip is an open-source AI accelerator for RISC-V that can be deployed on low-cost FPGAs (like the Artix-7) or custom ASICs. It utilizes a data-aware design to move model weights and data more efficiently than general-purpose processors. The system includes its own RTL, compiler, and software stack, allowing it to run classical computer vision tasks, neural network inference, and transformer models on the same hardware.
Who it’s for
It is designed for developers and hardware engineers who want to run AI inference at the edge without relying on cloud servers. It is accessible to those with no hardware knowledge via a MicroPython interface, as well as advanced users who can port the port the design to other FPGAs, ASICs, or SoCs.
Highlights
- High Efficiency: 3.5x more efficient in memory bandwidth usage compared to a Raspberry Pi 5.
- Versatile Workloads: Supports classical computer vision (edge detection, optical flow), TensorFlow models, and LLMs/VLMs.
- Easy Programming: Programmable via MicroPython, removing the need for deep hardware expertise.
- Open Source: Entire stack—including RTL, compiler, and software—is available under the Apache 2.0 license.
Related
- Project
- Project
- Project
- Project
- Project